8-BIT SINGLE-CHIP MICROCOMPUTER

INTEGRATED CIRCUIT

TECHNICAL DATA

GENERAL DESCRIPTION

TOSHIBA

The TMP8049PI-6, from here on referred to as the TMP8049P, is a single chip microcomputer fabricated in N-channel Silicon Gate MOS technology which provides internal 8-bit parallel architecture.

The following basic architectural functions of a computer have been included in a single chip; an 8-bit CPU, 128 x 8 RAM data memory, 2K x 8 ROM program memory, 27 I/O lines and an 8-bit timer/event counter.

The TMP8049 is particularly efficient as a controller. It has extensive bit handing capability as well as facilities for both binary and BCD arithmetic.

The TMP 8039PI is the equivalent of a TMP 8049 without ROM program memory on chip. By using this device with external EPROM or RAM, software debugging becomes easy.

FEATURES

. 2.5 µS Instruction Cycle	. 128 x 8 RAM
. All instruction 1 or 2 cycles	. 27 I/O lines
. Over 90 instructions; 70% single by	te . Interval Timer/Event Counter
. Easy expandable memory and I/O	. Single level interrupt
. 2K x 8 masked ROM	 Single 5V supply
	-40°C to +85°C Operation

PIN CONNECTIONS (Top View)



TECHNICAL DATA



TOSHIRA



TECHNICAL DATA

PIN NAMES AND PIN DESCRIPTION VSS (Power Supply) Circuit GND potential VDD (Power Supply) +5V during operation Low power standby pin for TMP8049 RAM VCC (Main Power Supply) +5V during operation PROG(Output) Output strobe for the TMP8243P I/O expander P10-P17 (Input/Output) Port 1 8-bit quasi -bidirectional port (Internal Pullup=50kΩ). P20-P27 (Input/Output) Port 2 8-bit guasi-bidirectional port (Internal Pullup=50kΩ). P20-P23 Contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for the TMP8243P. DBO-DB7 (Input/Output, 3 State) True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR. TO (Input/Output) Input pin testable using the conditional transfer instructions JTO and JNTO. TO can be designated as a clock output using ENTO CLK instruction. Tl (Input) Input pin testable using the JTl and JNTl instruction. Can be designated the event counter input using the timer/STRT CNT instruction. INT (Input) External interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active Low) RD (Output) Output strobe activated during a Bus read. Can be used to enable data onto the Bus from an external device. Used as a Read Strobe to External Data Memory (Active Low). WR (Output) Output strobe during a Bus write (Active Low) Used as a Write Strobe to External Data Memory.

TOSHIR

TECHNICAL DATA

RESET (Input) Active Low signal which is used to initialize the Processor. Also used during Power down. ALE (Output) Address Latch Enable. This signal occurs once during each cycle and is useful as a clock output. The negative edge of ALE strobes address into external data and program memory. PSEN (Output) Program Store Enable. This output occurs only during a fetch to external program memory (Active Low). SS (Input) Single step input can be used in conjunction with ALE to "single step" processor through each instruction when \overline{SS} is low the CPU is placed into a wait state after it has completed the instruction being excuted. EA (Input) External Access input which forces all program memory fetches to reference external memory. Useful for emulation and debug and essential for testing and program verification. (Active High). XTAL 1 (Input) One side of crystal input for internal oscillator. Also input for external source. XTAL 2 (Input) Other side of crystal input. FUNCTIONAL DESCRIPTION 1. System Configuration The following system functions of the TMP8049 are described in detail. (1) Program Memory (6) Stack (Stack Pointer)(7) Flag 0, Flag 1 (2) Data Memory (3) I/O Port(4) Timer/Counter (8) Program Status Word (PSW) (9) Reset (5) Interrupt Control Circuit (10) Oscillator Circuit

(1) Program Memory

The maximum memory that can be directly addressed by the TMP8049 is 4096 bytes. The first 2048 bytes from location 0 through 2047 can be internal resident mask ROM. The rest of the 2048 bytes of addressable memory are external to the chip. The TMP8039 has no internal resident memory; all memory must be external.

There are three locations in Program Memory of special importance.

INTEGRATED CIRCUIT

TECHNICAL DATA



Program Memory Area

. Location 0

TOSHIBA

Activating the Reset line of the processor causes the first instruction to be fetched from Location 0.

. Location 3

Activating the interrupt line of the processor (if interrupt enabled) causes a jump to subroutine defined by address held in Location 3.

. Location 7

A timer/counter interrupt resulting from a timer/counter overflow (if enabled) causes a jump to a subroutine defined by address held in Location 7.

. Program address 0-2047 and 2048-4095 are called memory banks 0 and 1 respectively switching of memory banks is achieved by changing the most significant bit of the program counter (PC) during execution of an unconditional jump instruction or call instruction executed after using SEL MB0 or SEL MB1.

Reset operation automatically selects Bank 0.

- (2) Data Memory
 - . Resident Data Memory (volatile RAM) is organized as 128 words by 8-bits wide.
 - . The first 8 locations (0 7) of the memory array are designated as working registers and are directly addressable by several instructions. By executing a Register Bank switch instruction (SEL RB1) locations 24 - 31 are designated as the working registers in place of 0 - 7.



INTEGRATED CIRCUIT

TECHNICAL DATA

Internal Data Memory Area

- RAM locations 8 23 serve a dual role in that they contain the program counter stack which is a stack 2 bytes wide by 8 levels deep. These locations store returning addresses from subroutines. If the level of subroutine nesting is less than the permitted 8, you free up 2 bytes of RAM for general use for every level of nesting not utilized.
- . ALL 128 locations are indirectly addressable through either of two RAM Pointer Registers which reside at RO and Rl of the Register array.
- . The TMP8049 architecture allows extension of the Data Memory to 256 words.

(3) Input/Output Ports

TOSHIBA

- . The TMP 8049 has 27 I/O lines which can be used for either input or output. These I/O lines are grouped into 3 ports each having 8 bidirectional lines and 3 "test" inputs which can alter program sequences when tested by conditional jump instructions.
- . Ports 1 and 2 are each 8-bits wide and have identical characteristics. Data written to these ports is statically latched and remains unchanged until rewritten. As input ports these lines are non-latching, i.e., inputs must be present until read by an input instruction.
- All lines of Ports 1 and 2 are called quasi-bidirectional because of a special output circuit structure (illustrated in Figure 1). Each line is continously pulled to a +5V level through a high impedance resistive device $(50k\Omega)$ which is sufficient to provide the source current for a TTL high level yet can be pulled low by a standard TTL gate thus allowing the same pin to be used for both input and output. In order to speed up the "0" to "1" transition a low impedance device $(5k\Omega)$ is switched in momentarily whenever a "1" is written to line. When a "0" is written to line a low impedance device overcomes the pullup and provides TTL current sinking capability.

ANL, ORL . +5V +5V **₹**50kΩ D 0 Internal Busς κ. D-Type 50kΩ I/O pins Flip-Flop Portl or 2 Q C1.K + Write Pulse-Inter Buffer IN Fig.1 Input/Output Circuit of Port 1, Port 2

- . Reset initializes all lines to a high impedance "1" state.
- . When external data memory area is not addressed during excution of an internal program, Port 0 (DB0 DB7) becomes a true bidirectional port (bus) with associated input and output strobes. If bidirectional feature not needed Bus can serve as either a statically latched output port or a non-latched input port. However, I/O lines of this port cannot be intermixed.
- . As a static port data is written and latched using the OUTL instruction and inputted using the INS instruction these two commands generate pulses on the corresponding $\overrightarrow{\text{RD}}$ and $\overrightarrow{\text{WR}}$ strobe lines.
- . As a bidirectional port the MOVX instructions are used to read and write the port which generate the \overline{RD} and \overline{WR} strobes.
- . When not being written or read, the Bus lines are in a high impedance state.

(4) Timer/Event Counter

. The 8-bit binary up counter can use either of the following frequency inputs

(1) Internal clock (1/480 of OSC frequency) Timer mode

(2) External input clock form Tl terminal (minimum cycle time 3 x ALE cycle) Event Counter mode

The counter is presettable and readable with two MOV instructions which transfer the content of the accumulator to the counter and vice versa. The counter content is not affected by a Reset and is initialized solely by the MOVT, A instruction. The counter is stopped by a Reset or STOP TCNT instruction and remains stopped until started by START T instruction or as an event counter by a START CNT. Once started the counter will increment to its maximum count (FF) and overflow to Zero continuing its count until stopped by a STOP TCNT instruction or RESET.

The increment from maximum count to Zero (overflow) results in the setting of an overflow flag and the generation of an interrupt request. When interrupt acknowledged a subroutine call to Location 7 will be initiated. Location 7 should store the starting address of the timer or counter service routine. The state of the overflow flag is testable with the conditional JUMP (JTF). The flag is reset by excuting a JTF or by RESET. Figure 2 illustrates the concept of the timer circuit.



Timer Interrupt Enable

Fig.2 Concept of Timer Circuit

TOSHIBA

TECHNICAL DATA



- (5) Interrupt Control Circuit
 - . There are two distinct types of Interrupts in the TMP 8049.
 - (1) External Interrupt from the INT terminal
 - (2) Timer Interrupt caused by timer overflow

The interrupt system is single level in that once an interrupt is detected all further interrupt requests are ignored until execution of an RETR (which should occur at the end of an interrupt service routine) reenables the interrupt input logic.

- . An interrupt sequence is initiated by applying a low level "0" to the INT pin. INT is level triggered and active low which allows "Wire Oring" of several interrupt sources. The interrupt level is sampled every machine cycle during ALE and when detected causes a "jump to subroutine" at Location 3. As in any call to subroutine, the Program Counter and Program Status Word are saved in the stack.
- . When an overflow occurs in the internal timer/event counter an interrupt request is generated which is reserviced as outlined in previous paragraph except that a jump to Location 7 is used instead of 3. If INT and times overflow occur simultaneously then external request INT takes precedence.
- If an extra external interrupt is needed in addition to INT this can be achieved by enabling the counter interrupt, loading FFH in the counter (one less than the terminal count), and enabling the event counter mode.
 A "1" to "0" transition on Tl will cause an interrupt vector to Location 7.
- . The interrupt service routine pointed to be addresses in Location 3 or 7 must reside in memory between 0 and 2047, i.e., Bank 0.

Figure 3 illustrates the concept of the interrupt control circuit.

(6) Stack (stack Pointer)

- . An interrupt or Call to subroutine causes the contents of the program counter to be stored in one of the 8 register pairs of the Program Counter Stack. The pair to be used is determined by a 3-bit stack pointer which is part of the Program Status Words (PSW explained in section (8)). Data RAM locations, 8 through 23 are available as stack registers and are used to store the program counter and 4-bits of PSW as shown in the figure.
- . The stack pointer when initialized points to RAM location 8 and 9. The first subroutine jump or interrupt results in the program counter contents being transferred to Locations 8 and 9. Then the stack pointer is incremented by one to point to Locations 10 and 11. Eight levels of subroutine are obviously possible.
- . At the end of a subroutine signalled by a RET or RETR causes the stack pointer to be decremented by one and the contents of the resulting pair to be transferred to the Program Counter.



- (7) Flag 0, Flag 1, (F). F1)
 - . The TMP8049 has two flags F0 and F1 which are used for conditional jump. These flags can be set, reset and tested with the conditional jump instruction JF0.
 - . FO is a part of the program status word (PSW) and is saved in the stack area when a subroutine is called.
- (8) Program Status Word (PSW)
 - . An 8-bit status word which can be loaded to and from the accumlator exists called the Program Status Word (PSW). The PSW is read by a MOV A, PSW and written to by a MOV PSW, A. The information available in the PSW is shown in the diagram below.



TECHNICAL DATA



- (9) Reset
 - . The reset input provides a means for initialization of the processor. This Schmitt trigger input has an internal pullup registor which in combination with an external lµF capacitor provides an internal reset pulse sufficient length to guarantee that all internal logic is initialized.



If the pulse is generated externally the reset pin must be held at ground $(\leq 0.5V)$ for at least 50mS after the power supply is within tolerance. . Reset performs the following functions within the chip: (i) Sets PC to Zero. Sets Stack Pointer to Zero. (ii) (iii) Selects Register Bank 0. Selects Memory Bank 0. (iv)Sets BUS (DBO - DB 7) to high impedance state. (Except when EA = 5V) (v)(vi) Sets Ports 1 and 2 to input mode. (vii) Disables interrupts (timer and external). (viii) Stops Timer. (ix) Clears Timer Flag. Clears FO and F1. (x) (xi) Disables clock output from TO.

(10) Oscillator Circuit

. TMP8049 can be operated by the external clock input in addition to crystal oscillator as shown below.



2. Basic Operation and Timing

The following basic operations and timing are explained

- (1) Instruction Cycle
- (2) External Memory Access Timing
- (3) Interface with I/O Expander TMP8243P
- (4) Internal Program Verify (Read) Timing
- (5) Single Step Operation Timing
- (6) Low Power Stand-by Mode

TOSHIB TECHNICAL DATA

INTEGRATED CIRCUIT

- (1) Instruction Cycle
 - . The instructions of TMP8049 are executed in one or two machine cycles, and one machine cycle contents of five states.
 - . Fig.4 illustrates its relationship with the clock input to CPU.
 - . ϕ 2 clock shown in Fig.4 is derived to outside by ENTO CLK instruction.
 - . ALE can be also used as the clock to indicate the machine cycle as well as giving the external address latch timing.
- (2) External Memory Access Timing
 - (i) Program Memory Access
 - . TMP8049 programs are excuted in the following three modes.
 - (1) Execution of internal program only.
 - (2) Execution of both external and internal programs.
 - (3) Execution of external program only.

The external program memory is accessed (instructions are fetched) automatically when the internal ROM address is exceeded in mode (2) and from initial start address 0 in mode (3).

. In the external program memory access operation, the following will occur

- . The contents of the 12-bit program counter will be output on BUS(DBO -DB7) and the lower 4-bits of Port 2.
- . Address Latch Enable (ALE) will indicate the time at which address is valid. The trailing edge of ALE is used to latch the address externally.
- . Program Store Enable (PSEN) indicates that an external instruction fetch is in progress and serves to enable the external memory device. . BUS (DBO - DB7) reverts to Input mode and the processor accepts its 8-bit contents as an Instruction Word.
- . Figure 5 illustrates the timing.
- (ii) Access of External Data Memory
 - . In the extended data memory access operation during READ/WRITE cycle the following occurs
 - . The contents of RO R1 is output onto BUS (DBO DB7).
 - . ALE indciates address is valid. The trailing edge of ALE is used to latch the address externally.
 - . A read $\overline{\text{RD}}$ or write $\overline{\text{WR}}$ pulse on the corresponding output pins indicates the type of data memory access in progress. Output data valid at trailing edge of \overline{WR} and input data must be valid at trailing edge of \overline{RD} . . Data (8-bits) is transferred over BUS.









-747-



Suggest we have diagrams

INTEGRATED CIRCUIT

TECHNICAL DATA

TOSHIBA





- . Figure 6 illustrates the timing of accessing the external data memory during execution of external program.
- (3) Interface with I/O Expander (TMP8243P)
 - . The TMP8049 I/O can be easily expanded using the TMP8243 I/O Expander. THis device uses only the lower half 4-bits of Port 2 for commuication with the TMP8049. The TMP8243 contains four 4-bit I/O ports which serve as extensions of one chip I/O and are addressed as Ports (4-7). All communication takes place over the lower half of port 2 (P20 - P23) with timing provided by an output pulse on the PROG pin. Each transfer consists of two 4-bit nibbles the first containing the "OP Code" and port address and the second containing the actual 4-bits of data.



Fig.7 Timing of Reading Internal Program Memory



Fig.8 (a) Single Step Circuit

Reading of Internal Program Memory

INTEGRATED CIRCUIT

TECHNICAL DATA

- . The processor is placed in the READ mode by applying +12V to the EA pin and OV to the RESET pin. The address of the location to be read is then applied to BUS and the low order 2-bits of Port 2. The address is latched by a 0 to 1 transition on RESET and the high level causes the contents of program memory location addressed to appear on the eight lines of BUS.
- . Figure 7 illustrates the timing diagram for this operation.
- (5) Single Step Operation.

TOSHIR/

- . A single step feature useful for debug can be imp<u>lemented</u> by utilizing a circuit shown in Figure 8 (a) combined with the SS pin and ALE pin.
- . A D-type flip flop with set and reset is used to generate \overline{SS} . In the run mode \overline{SS} is held high by keeping the flip flop set. To enter single step, set is removed allowing ALE to bring \overline{SS} low via reset input. The next instruction is started by clocking a "l" into the FF which will not appear on \overline{SS} unless ALE is high removing reset. In response to \overline{SS} going high the processor begins an instruction fetch which brings ALE low resetting FF and causing the processor to again enter the stopped state.
- . The timing diagram in this case is as shown in Figure 8 (b). (EA = 5V).

(6) Lower Power Stand-by Mode.

- . The Lower TMP8049 has been organized to allow power to be removed from all but the volatile, 128 x 8 data RAM array. In power down mode the contents of data RAM can be maintained while drawing typically 10 15% of normal operating power requirements.
- . VCC serves as the 5V supply for the bulk of the TMP8049 while the VDD supplies only the RAM array. In standby mode VCC is reduced to 0V but VDD is kept at 5V. Applying a low level to reset inhibits any access to the RAM by the processor and guarantees that RAM cannot be inadvertently altered as power is removed from VCC.



Fig.8(b) Single Step Operation Timing

- 750 -

TECHNICAL DATA

INSTRUCTION

.

.

ACCUMULATOR	INSTRUCTION

Mnemonic		Inst							Operation	Bytes	Cycles	FI	_
		D6				-			$\frac{(A) \langle -(A) + (Rr) \rangle}{(A) \langle -(A) + (Rr) \rangle}$	1		0	-
ADD A,Rr	0	1		0	1	r	r	r	r = 0 - 7		1		
	1 0	1 i 1							r = 0 - 7 (A)<-(A)+((Rr))		1	0	
ADD A,@Rr	0		1	0	0	0	0	r				0	
	1								$\mathbf{r} = 0, 1$	1 2	2		
ADD A,#Data	0		-	-		0			(A)<-(A)+Data	2	1 2	0	
		d6							(1) (1) (2) (2)	1			
ADDC A,Rr	0		1	1	1	r	r		(A) < -(A) + (Rr) + (C)	1	1	0	1
	1								r = 0 - 7				
ADDC A,@Rr	0	1	1	1	0	0	0		(A) < -(A) + ((Rr)) +	1	1	0	
									(C)	i			1
	1								r = 0, 1	ļ			
ADDC A,#Data		0							(A) < -(A) + Data + (C)	2	2	0	
	d7	d6	d5	d 4	d 3	d2	d 1	d0			ł		
ANL A, Rr	0	1	0	1		r	r	r	(A)<-(A) and (Rr)	1	1	-	
	1			1	1				r = 0 - 7				l
ANL A,@Rr	0	1	0	1	0	0	0	r	(A) < -(A) and ((Rr))	1	1	-	1
,-,-	i	I	Ì		1				r = 0, 1	1	1		1
ANL A,#Data	i o	i ı	i o	i 1	0	0	1		(A)<-(A) and Data	2	2	- 1	Ì
null n, «Data		d6	~	. –						-		i i	i
ORL A, Rr	0								(A)<-(A) or (Rr)	1	1 1	- 1	
OKL A, KI	1 0	1	ł		_ 		1		r = 0 - 7		-	i	
ORL A,@Rr	0	1		0	1 0		്പ		(A) < -(A) or $((Rr))$	1	1	-	1
OKL A, @KI		1 I	10		1		1 U. 1		r = 0, 1	1 1	1 1	1	1 [
0.001 4 40 4		1 1) f 1:		(A)<-(A) or Data	2	2		i I
ORL A,#Data	0									2	1 2	! — I	1
		d6		2			d 1			1 1	1	1	l F
XRL A, Rr	1	1	0	1	1	l r	r	r	(A) < -(A) EOR (Rr)	1 1	1 I		i L
_	1	1							r = 0 - 7			1	!
XRL A,@Rr	1	1	0	1	0	0	0	r	$ (A) \langle -(A) EOR((Rr))$	1	1	-	1
	1	!	l.		l				r = 0, 1	i -		1	1
XRL A,#Data	1	-					1		(A)<-(A) EOR Data	2	2	-	1
		d6									1	1	ļ
INC A	0	0	0	1					(A) < -(A) + 1	1	1	- !	1
DEC A	0	0	0	0	0				(A) < -(A) - 1	1	1	! -	ļ
CLR A	0	0	1	0	0				(A)<-0	1	1	-	1
CPL A	0	0	1	1	0	1	1	1	(A)<-NOT (A)	1	1	-	
DA A	0	1	0	1	0	1	1	1	Decimal Adjust	1	1	0	ł
	1	l l		1	1	ţ.	1	1	Accumulator		1		l
SWAP A	0	1	0	i o	0	1	1	1	(A4-7)->(A0-3)	1	1		L
	Í	i	1	İ	İ		1		<-	1	1		1
	i	i	i	i	i	1	i	Ì	l	1	1	l	ł

TECHNICAL DATA

Mnemonic	Instruction Code		Flag
intemotife	D7 D6 D5 D4 D3 D2 D1 D0 Operati	on Bytes	Cycles C!AC
RL A	1 $ 1 $ $ 1 $ $ 0 $ $ 0 $ $ 1 $ $ 1 $ $ 1 $ (An+1)<-(A	n) 1	1
	n = 0 -	6	
	(A0)<-(A7)		
RLC A	$ 1 1 1 1 1 0 1 1 1 (An+1) \langle -(A + 1) \rangle = (A + 1$	n) 1	1
	n = 0 -	6	i i l
	(C)<-(A7)		
	(A0)<-(C)		
RR A	0 1 1 1 0 1 1 1 (An) <- (An+	1) 1	1
	n = 0 -	6	
	(A7)<-(A0)		
RRC A	0 1 1 0 0 1 1 1 (An) <- (An+	1) 1	1
	n = 0 -	6	
	(C)<-(AO)		
	(A7)<-(C)		1 1

Input/Output Instruction

Mnemonic				ctio								F	ag
mewonic	D7	D6	D5	D4	D3	D 2	D1	DO	Operation	Bytes	Cycles		AC
IN A,Pp	0	0	0	0	1	0	P	P	(A)<-(Pp)	1	2	-	-
	1	i	1	l			1	1	P = 1, 2		1		
OUTL Pp,A	¦ 0	0	1	1	1	0	Р	Р	(Pp)<-(A)	1	2	~	-
		ļ	ļ.						P = 1, 2		1		
									(Pp)<-(Pp)and Data	2	2	-	-
									P = 1, 2		1		
									(Pp)<-(Pp)or Data	2	2	-	~
									P = 1, 2	ł	!		
INS A,BUS										1	2	-	
OUTL BUS,A										1	2	-	-
ANL BUS,#Data									(BUS)<-(BUS) and	2	2	-	-
									Data		1		
ORL BUS,#Data									(BUS)<-(BUS) or	2	2	-	-
			-						Data		1		
MOVD A,Pp	0	0	0	0	1	1			(AO-3)<-(Pp)	1	2	-	-
						!			(A4-7)<-0				
		l							P = 4 - 7				
MOVD Pp,A	0	0	1	1	1	1	Р		(Pp)<-(A0-3)	1	2	、-	-
									P = 4 - 7				
ANLD Pp,A	1	0	0	1	1	1	Р		(Pp)<-(Pp)and	1	2	-	-
	1								(A0-3)	1			
	ļ		1				l		P = 4 - 7				
ORLD Pp,A	1	0	0	0	1	1	P	P	$(P_p) < -(P_p) \text{ or } (A0-3)$	1	2	-	-
			1						P = 4 - 7				

TECHNICAL DATA

Register Instruction

REEIDECT THE			
Mnemonic	<u>Instruction Code</u> D7 D6 D5 D4 D3 D2 D1 D0 Operation	Bytes	Cycles C AC
INC Rr	0 0 0 1 1 r r r (Rr) < (Rr) + 1	1	1
1	r = 0 - 7	ļ	
INC @Rr	0 0 0 1 0 0 0 r ((Rr)) < -((Rr)) + 1	1	1
	r = 0, 1	1	
DEC Rr	1 1 0 0 1 r r r (Rr) <(Rr) - 1	1	1 + -
	r = 0 - 7	i	

Mnemonic]	[nst	ruc	ctic	on (Code	2		Operation	Bytes	Cycles	_F1	ίaş
		D6										C	A
IMP Address	a10	a9	a8	0	0	1	0	0	(PCO-7)<(a0-7)	2	2	-	1
	a7	a6	a5	a4	a3	a2	al	a0	(PC8-10)<(a8-10)	1			l
1									(PC11) <dbf< td=""><td> </td><td></td><td></td><td>1</td></dbf<>				1
JMPP @A	1	0	1	1	0	0	1	1	(PCO-7)<((A))	1	2	-	
DJNZ Rr,		1							(Rr) <(Rr) - 1	2	2	-	l
Address	а7	a6	a5	a4	a 3	a2	al	a0	if Rr not O		1		
			i						(PCO-7)<(a0-7)	ł			
JC Address	1	1	1	1	0	1		0	(PCO-7)<(aO-7)	2	2	-	1
				1			i '		if $C = 1$	1		i I	1
	a7	a6	a5	a4	a3	a2	al	a0	(PC) = (PC)+2	1			
	i	1		l			i	1	if C = 0	1	1		ł
JNC Address	1	1	1	0	0	1	1	0	(PCO-7)<-(a0-7)	2	2	-	1
	a7	a6	a5	a 4	a 3	a2	al		if C = 0	1	1	1	l
	1			1	1		-		(PC)<(PC)+2	1	1		
	!	1	!	1		ţ	ł		if C = 1	i			
JZ Address	1	1	0	0	0	1	1	0	(PCO-7)<(aO-7)	2	2	- 1	
	a7	a6	a5	a4	a3	a2	al	a0	if(A) = 0	1	1	1	
	1	1	ļ				ļ	1	(PC)<(PC)+2	ļ			l
	1	1	1	1		1	1		if (A) .NEQ.0		1	1	
JNZ Address									(PCO-7)<(a0-7)	2	2	- 1	
	a7	a6	a5	a4	a3	a2	al	a0	if (A) .NEQ.0				
	1		1	1	ł	ł	1		(PC)<(PC)+2	1		i i	1
		1	1	1	1	ł	1		if(A) = 0			1	ì.
JTO Address	0	0	1	1	0	1	1	0	(PCO-7)<(aO-7)	2	2	-	Ł
	a7	a6	a5	a4	a3	a2	al	a0	if TO = 1	1	1		I.
	1	Ì	1	1	1	1	ł	1	(PC)<(PC)+2			1	Ì.
	Ì	Ì.	Í.	Í.	1	1	1	1	if TO = 0			1	İ.
JNTO Address	0	0	1	0	0	1	1	0	(PCO-7)<(a0-7)	2	2		l
	a7	a6	a5	a4	a3	a2	al	la0	if TO = 0		1	1	
	1	1	Ì	1		1	1		(PC)<(PC)+2	1		1	1
	1	1	Ì	1			1	1	if TO = 1	1		1	
JT1 Address	0	1	1 0	1	0	1 1	1	0	(PCO-7)<(aO-7)	2	2	-	
	a7	a6	a5	a4	a3	a2	al	a0	if T1 = 1	İ		1	
		i	ĺ.	1	Í	Ì	1	1	(PC) <(PC) + 2			1	
	Ì	1	Į –				1	1	if T = 0	1		1	ŀ
JNT1 Address	1 0	1	0	0	0	1	1	0	(PCO-7)<(a0-7)	2	2	-	1
					a3	a2	al	a0	if T1 = 0	1		1	1
	1	1	1		1	1	1	1	(PC)<(PC)+2			1	
	i	1	Í.	1	i i	i –	1	1	if T = 1	1	1	1	1

TECHNICAL DATA

A		IME

Mnemonic	1	Ins	tru	cti	on	Cod	e		Operation	Bytes	Cycles	Flag	~
l	D7	D6	D5	D4	D3	D2	DI	DO				CA	- · ·
JF0 Address	1	0	1	1	0	1	1	0	(PC0-7) <(a0-7)	2	2	_	-
	a7	a6	a5	a4	a3	a2	al	a0	if $FO = 1$	-			-i
1		ļ	1	1	1	Ì.	Ĵ.		(PC) < (PC) + 2		1	i i	i
	1	1		1		1	1		if FO = 0	1			
JF1 Address	0	1	1	1	0	1	i 1		(PC0-7) <(a0-7)	2	2		_ +
1	a7	a 6	a5	a4	a3	a2	al		if F1 = 1	-	2	ł	i
	1	i 	 					1	(PC) <(PC) + 2 if F1 = 0	ļ			
JTF Address	0	0	0	1	0	1	1	0	(PCO-7)<(aO-7)	2	2		- 1
	a7	a6	a5	a4	a3	a2	al		if $TF = 1$			í	
1	1		1	ł		1	Ì		(PC)<(PC)+2	Ì		l l	i
				1			1	1	if TF = 0	ĺ	i i	i	i
JNI Address	1	0	0	0	0	1	1	0	(PCO-7)<(a0-7)	2	2		, .
	a7	a6	a5	a4	a3	a2	al	a0	if $INT = 0$	-			i
		1		I	-	1	1		(PC) <(PC) + 2			1	ì
			1	1			İ	İ	if INT = 1	ĺ	1		1
JBb Address	Ъ2	Ъ1	Ъ0	1	0	0	1		(PCO-7)<(a0-7)	2	2	_ _	-
	a7	a6	a5	a4	a3	a2	al	a0	if $Bb = 1$			i	í
									(PC)<-(PC)+2			i	i.
							1	1	if Bb = 0		İ	i	i
								1 1	(b = 0 - 7)		i i	i	i
CALL Address	a10	a9	a8	1	0	1	0	0	((SP))<	2	2	-! -	.j
	a7	a6	a5	a4	a3	a2	al	a 0	(PC), (PSW4-7)		_	i	i
						. I			(SP)<(SP)+1			ļ	í.
									(PC8-10)<(a8-10)			l	i
		}	1						(PCO-7)<(aO-7)			1	1
1		1							(PC11) <dbf< td=""><td>1</td><td>l i</td><td>Ì</td><td>Ì</td></dbf<>	1	l i	Ì	Ì
RET	1	0	0	0	0	0	1	1	(SP)<(SP)-1	1	2	1	Ì
1				1		Í			(PC)<((SP))			i	i
RETR	1	0	0	1	0	0	1	1	(SP)<(SP)-1	1	2	i	i
				.	ł				(PC)<((SP))	İ	i		İ
									(PSW4-7)<((SP))		1	1	

Flag Manipulation Instruction

Mnemonic	Instruction Code Operation	Bytes	Cycles Flag
	D7 D6 D5 D4 D3 D2 D1 D0		
CLR C	1 0 0 1 0 1 1 1 1 0 < 0	1	1 0 -1
CPL C	$ 1 0 1 0 0 1 1 1 (C) \leftarrow NOT(C)$	1 1	
CLR FO	1 0 0 0 0 1 0 1 0 1 0 0	1	
CPL FO	1 0 0 1 0 1 0 1 (F0) <not(f0)< td=""><td>1 1</td><td></td></not(f0)<>	1 1	
CLR F1	1 0 1 0 0 1 0 1 (F1) < 0	i ī	
CPL F1	1 0 1 1 0 1 0 1 (F1) <not(f1)< td=""><td>1</td><td></td></not(f1)<>	1	

INTEGRATED CIRCUIT

Data Transfer Instruction

TOSHIBA

,

Mnemonic	I	nst	ruc	tio	n C	ode			Operation	Bytes	Cycles		ag
	D7	D6	D5	D4	D3	D2	D1!	DO				<u> </u>	AC
MOV A, Rr	1	1	1	1	1	r	r	r	(A)< (Rr)	1		-	- 1
Í	1	1		1	1		- 1	1	r = 0 - 7				-
MOV A, @Rr	1	1	1	1	0	0	0	r	(A) < ((Rr))	1	1		-
	į		1	1		1		Ì	r = 0, 1		2		
MOV A, #Data	0		1	0	0	0]	1	1	(A) <data< td=""><td>2</td><td>1 2</td><td></td><td>- </td></data<>	2	1 2		-
	d7	d6	d5	d4	d3	d2	d1	d0			! .	5	
MOV Rr, A	1	0	1	0)	1	r	r		(Rr)<(A)	1	1	-	
1,				ł	1	1	1		r = 0 - 7		1	l t	
MOV@Rr,A	1	0	1	0	0	0	0		((Rr))<-(A)	1		! -	-
1	1			ļ		1			r = 0, 1			!	
MOV Rr,#Data	1	0	1	1	1	r	r	r	(Rr) <data< td=""><td>2</td><td>2</td><td> -</td><td> - </td></data<>	2	2	-	-
HOV KI, "Data	47	146	45	d4	43	d2	dl	0b	r = 0 - 7	1	l.		
MOV@Rr,#Data			1			0	0	r	((Rr)) <data< td=""><td>2</td><td> 2</td><td>1 -</td><td> - </td></data<>	2	2	1 -	-
MOVERT, "Data	1 7	1 26	25	24					r = 0, 1				ł I
NOT A DEU						1 1	1	1	(A)< (PSW)	1	1	-	-
MOV A,PSW			0			1	1	i	(PSW)<(A)	1	1	-	- 1
MOV PSW, A	• -	•							$ (A) - \rangle (Rr)$	1	1	-	-
XCH A, Rr	0	0	1 1		1 T.	5 L 1	 	1 1	(A) /(A)	1	i i		1
) 	1 1	! !	ŧ 1	1	r = 0 - 7	Ì	1	1	1
						0	1	-	(A) - > ((Rr))	i 1	i 1	1 -	- 1
XCH A,@Rr	0	0	1 1	0	1 0	10	1 U	1 1	(A) /((RL))	1 -	1	1	1
	1	1	1	1	ļ	1	1	1	r = 0, 1		i	Ì.	1
								1	(A0-3) - > ((Rr0-3))	1	1	1 -	i -
XCHD A,@Rr	0	0	1	1	0	0	0	i r	(AU=3)==>((KIU=3))		1	1	i
		1	1	!	1	1	1	1	, ,	i		i -	ì
1	1								r = 0, 1 (A) <((Rr))	1	2	i -	i -
MOVX A,@Rr	1	0	0	0	0	0	1 0	r			i *	í	i
		1		1				-	r = 0, 1		2		.i –
MOVX @Rr,A	1	0	0	1	0	0	0	r	$ ((Rr))\langle(A)$	1 1	1 2	ì	1
i	1	1	1	1	ļ	1	.	1	r = 0, 1	1 1	2	1 -	.i _
MOVP A, @A	1	0	1	0	0	0	1 1	1	(PCO-7) <(A)		1 4	1	1
ł				1	1		1	1	(A)<((PC))		2	1 -	
MOVP3 A,@A	1	1	1	1 0	0 1	0	1	1	(PCO-7)<(A)	1	1 2	1 -	
1	1	1	1	ļ			i	ļ	(PC8-11)<0011	ł		1	1
1	1	1		ļ	1	1	1		(A)<((PC))			<u> </u>	1

TOSHIBA

Timer/Counter Instruction

Mnemonic	Instruction Code	Bytes	Cycles	Flag
	D7 D6 D5 D4 D3 D2 D1 D0			CAC
MOV A,T	0 1 0 0 0 0 1 0 (A)<(T)	1	1	
MOV T,A	0 1 1 0 0 0 1 0 (T) <(A)	1	1	- ! -
STRT T	0 1 0 1 0 1 0 1 0 1 Counting is	1	1	-' -
	started in the			i
	timer mode			
STRT CNT	0 1 0 0 0 0' 1 0 1 Counting is	1	1	- -
	started in the		1	
	event counter	1	1	-: -
	mode	1		
STOP TCNT	0 1 1 0 0 1 0 1 Stop both time	1	1	
	accumulation and	1		
	event counting	+		
EN TCNT1	0 0 1 0 0 1 0 1 0 1 Timer interrupt	1	1	-! -
	is enabled	1	1	
DIS TCNT1	0 0 1 1 0 1 0 1 Timer interrupt	1	1	-! -
	is disabled		1	

Control Instruction

Mnemonic	Instruction Code Operation	Bytes	Cycles	Flag
1	D7 D6 D5 D4 D3 D2 D1 D0		1	C AC
EN I	0:0,0,0,0,1,0 1 External interr	upt l	1	
1	is enabled	:	1	
DIS I	0 0 0 1 0 1 0 1 External interr	upt l	1	!
	is disabled			1
SEL RBO	1 1 0 0 0 1 0 1 (BS) < 0	1	1	
SEL RB1	1 1 0 1 0 1 0 1 (BS) < 1	1	1	
SEL MBO	1 1 1 0 0 1 0 1 (DBF) < 0	1	1	
SEL MB1	1 1 1 1 0 1 0 1 (DBF)< 1	! 1	1	!
ENTO CLK	0 1 1 1 1 0 1 0 1 T0 is enabled t	o 1		
	act as the cloc	k	1 1	1
1	output	l		
NOP	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1	1	

TMP8049PI/8039PI: INDUSTRIAL SPECIFICATION

ABSOLUTE MAXIMUM RATTINGS

SYMBOL	ITEM	RATTING		
VDD	VDD Supply Voltage (with respect to GND (VSS))	-0.5V to + 7V		
VCC	VCC Supply Voltage (with respect to GND (VSS))	-0.5V to + 7V		
VINA	Input Voltage (Except EA)	-0.5V to $+7V$		
VINB	Input Voltage (Only EA)	-0.5V to + 13V		
PD	Power Dissipation (Ta = 70°C)	1.5W		
TSOLDER -		260°C		
TSTG	Storage Temperature	-55°C to 150°C		
TOPR	Operating Temperature	-40°C to 85°C		

DC CHARACTERISTICS

TA=-40'C to 85'C;, VCC=VDD=+5V±10%, VSS=0V, Unless Otherwise Noted.

SYMBOL	PARAMETER	TEST CONDITIONS			MAX.	
VIL	Input Low Voltage	1	-0.5	-	0.7	v
	(Except XTAL1, XTAL2, RESET)					
VILI	Input Low Voltage		-0.5	-	0.6	v
	(XTAL1, XTAL2, RESET)					
VIH	Input High Voltage		2.2	-	VCC	v
	(Except XTAL1, XTAL2, RESET)	1		<u>i</u>		
	Input High Voltage		3.8	-	VCC	v
	(XTAL1, XTAL2, RESET)		1	i		
VOL	Output Low Voltage (BUS)	IOL = 1.6 mA	<u> </u>		0.45	
VOL1	Output Low Voltage	10L = 1.6 mA	-	-	0.45	v
	(RD, WR, PSEN, ALE)		1			
VOL 2	Output Low Voltage (PROG)	IOL = 0.8 mA	-	-	0.45	
VOL 3	Output Low Voltage	IOL = 1.2 mA	-	-	0.45	l v
	(For other output pins)		<u> </u>	<u> </u>	<u> </u>	
VOH	Output High Voltage (BUS)	IOH =-280µA	2.4	-	-	v
VOH1	Output High Voltage	$IOH = -80\mu A$	2.4	-	-	V
	(RD, WR, PSEN, ALE)				1	
VOH2	Output High Voltage	IOH =-30µA	2.4	- 1	- 1	V
	(For other output pins)			<u> </u>	<u> </u>	<u> </u>
	Level Leek Current (T1 INT)	$ $ $vss \leq vin \leq vcc$	 _	_	1 ±10	 μΑ
ILI	Input Leak Current (T1, INT)				-10	1
TLII	Input Leak Current	VSS+0.45_VIN_VCC	-	-	-700	μA
	(P10-17, P20-P27, EA, SS)					
1L0	Output Leak Current (BUS, TO)	VSS+0.45_VIN_VCC	-	-	±10	μA
	(High impedance condition)				<u> </u>	<u> </u>
IDD	VDD Supply Current		-	-	50	
IDD+ICC	Total Supply Current		-	-	170	mA

AC CHARACTERISTICS

TOSHIBA

TA=-40°C to 85°C|, VCC=VDD=+5V±10%, VSS=0V, Unless Otherwise Noted.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
tLL	ALE Pulse Width		200	-	-	ns
tAL	Address Setup Time (ALE)		120	-	-	ns
tLA	Address Hold time (ALE)		80	-	-	ns
tCC	Control Pulse Width(PSEN, RD, WR)		400	-		ns
t DW	Data Setup Time (WR)	 	420	-	-	ns
tWD	 Data Hold Time (WR)	l 	80		<u> </u>	ns
<u>t CY</u>	Cycle Time		2.5	-	15.0	μs
tDR	Data Hold Time (PSEN,RD)	CL = 20 pF	0	_	200	ns
t RD	Data Input Read Time (PSEN, RD)		-	-	400	ns
tAW	Address Setup Time (WR)		230	-	-	ns
t AD	Address Setup Time (Data Input)		-	-	600	ns
tAFC	Address Float Time (RD, PSEN)		-40	-		ns
t CA	Internal between Control Pulse and ALE			-	-	ns
	Port Control Setup Time (PROG)		115	-		ns
	Port Control Hold Time (PROG)		65	-	-	ns
tPR	Port 2 Input Data Set Time (PROG)		-	-	860	ns
tDP	Output Data Setup Time (PROG)		230	_	-	ns
tPD	Output Data Hold Time (PROG)		25	-	-	ns
tPF	Port 2 Input Data Hold Time (PROG)		0	-	160	ns
tPP	PROG Pulse Width		920	_	- 1	ns
tPL	Port 2 I/O Data Setup Time		300	_	-	ns
t LP	Port 2 I/O Data Hold Time		120	_	-	ns

Note :tCY=2.5µs, Control Output:CL=80pF, BUS Output: CL=150pF, PORT20-23: CL=80pF.

TIMING WAVEFORM





B. Read from External Data Memory



C. Write into External Data Memory



D. Timing of Port 2 during Expander Instruction Execution

TYPICAL CHARACTERISTICS



* Input Enabled State





3) BUS, P1, P2: I_{OL} - V_{OL}



TECHNICAL DATA

PROGRAM TAPE FORMAT

TMP8049 programs are delivered in the form of paper tape with the following format and it is required to attach the tape list. The format of paper tape is same as the Intel type object tape (hexadecimal tape output by Intel MDS system, PROMPT 48 Development Tool, etc.)

(1) Tape_Format Leader, 50 "NULL" characters or more ----- Comment (Record mark ":" is not included) Comments (CE)Option (LF)--- Record Mark Record Length (2 hexadecimal digits) Loading Address (4 hexadecimal digits) "00" Normal Record Record Type (2 Digits) "01" End of File Record Data Check Sum (2 hexadecimal digits) (CR) Dummy characters (RUBOUT, BLANK) before and after "(CR)(LF)" are $(1 \bar{F})$ optional. ---- Record Mark (Repeated below) (CE) (LF) Trailer, 50 "NULL" characters or more (2) Example of Tape List TOSHIBA MICRO COMPUTER TLCS-48 :10000000665C7D79CF50F3F951FED55A8FF16E570 :1000100088884DDE67D31F5D8ABA6DF292F113F5C1 :100020004FF1FB5DFFDAA96A99CF7DF94A346B7C09 :10003000197352F729F12F79AA9C057C5B851EED77 :1003C0005DFDB5E556A67277F61A51C631CF9F0E80 :1003D000BD2F6F20E8BB1977E3FB5AD1F41FDAA7E2 :1003E000B53D42E0EC32546025B7308CDD52063D1D :1003F000B4BE9E9E345B6138060B20VC372BF60BD6 :0000001FF

OUTLINE DRAWING

Unit in mm



Note: 1. This dimension is measured at the center of bending point of leads.
2. Each lead pitch is 2.54mm, and all the leads are located within ±0.25mm from their theoritical positions with respect to No.1 and No.40 leads.